

GENERAL DESCRIPTION

The MX25924 family of electronic fuses are highly integrated circuit protection and power management solutions in small packages. The device uses very few external components and offers multiple protection modes. They are effective against overloads, short circuits, voltage surges, excessive inrush currents and reverse currents. The current limit level can be programmed with an external resistor. The MX25924 has an internal clamp circuit limits overvoltage to a safe fixed maximum value without the need for external components.

Applications with special voltage ramp requirements can use a single capacitor to program dVdT to ensure the proper output ramp rate. Many systems, such as SSDs, prohibit backflow of stored capacitive energy through FET diodes to a buck or shorted input bus. The BFET pins are dedicated to this type of system. External N channel FETs can form a "back-to-back (B2B)" connection with the MX25924 outputs, and the gate driven by the BFET prevents current from flowing from the load back to the supply.

FEATURES

- ◆ Operating input voltage range VIN: 4.5V~13.8V
- ◆ Integrated 28mΩ-on MOS Field Effect Transistor
- ◆ 15V Fixed Overvoltage Clamp
- ◆ 1A to 5A Adjustable Current ILMT
- ◆ Support reverse current blocking
- ◆ Programmable OUT slew rate, undervoltage lockout (UVLO)
- ◆ Built-in thermal shutdown
- ◆ 10 Pin DFN3*3 & ESOP8L

APPLICATIONS

- Adapter powered devices
- Hard Disk Drives (HDD) and Solid State Drives (SSD)
- Set-top box

- Server/auxiliary (AUX) power
- Fan control
- PCI/PCIe cards

GENERAL INFORMATION

Ordering information

Part Number	Description
MX25924D33	DFN3*3-10L
MX25924ES	ESOP-8L
MPQ	3000pcs

Package dissipation rating


Package	RθJA(°C/W)
DFN3*3-10L	50
ESOP-8L	60

Absolute maximum ratings

Parameter	Value
VIN	-0.3 to 30V
VIN (10 ms Transient)	33V(max)
OUT	-0.3 to VIN+0.3
IOUT	5A
ILMT、EN/UVLO、dVdT	-0.3V to 7V
BFET	-0.3V to 40V
Junction temperature	150°C
Storage temperature, T _{stg}	-55 to 150°C
Leading temperature (soldering, 10secs)	260°C
ESD Susceptibility HBM	±2000V

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.


Marking information



Recommended operating condition


Symbol	Range
VIN	4.5V to 13.8V
IOUT	0A to 4A
Ambient temperature	-40~85°C
Operating temperature	-40~125°C

TYPICAL APPLICATION



Typical Application


TERMINAL ASSIGNMENTS



Pin information

PIN NO.		PIN name	Description
DFN3*3	ESOP8		
1	5	dVdT	Tie a capacitor from this pin to GND to control the ramp rate of OUT at device turn-on.
2	6	EN/UVLO	This is a dual function control pin. When used as an ENABLE pin and pulled down, it shuts off the internal pass MOSFET and pulls BFET to GND. When pulled high, it enables the device and BFET. As an UVLO pin, it can be used to program different UVLO trip point via external resistor divider.
3~5	7, 8	VIN	Input supply voltage
6~8	1, 2	OUT	Output of the device
9	3	BFET	Connect this pin to the gate of a blocking nFET. This pin can be left floating if it is not used.
10	4	ILMT	A resistor from this pin to GND will set the overload and short circuit limit.
Thermal Pad		GND	Ground

BLOCK DIAGRAM



Electrical characteristics

($V_{IN}=12V$, $V_{EN/UVLO}=2V$, $R_{ILMT} = 100k\Omega$, $C_{dVdT} = OPEN$. $T_A = 25^\circ C$, unless otherwise noted)


Symbol	Parameter	Test condition	Min	Typ.	Max	Unit
VIN PIN						
VUVO	UVLO threshold, rising		3.8	4.1	4.6	V
	UVLO threshold, falling		3.6	3.8	4.4	V
I _{QON}	Supply current	Enabled: EN/UVLO = 2V	0.30	0.60	0.90	mA
I _{QOFF}		EN/UVLO = 0V	0.10	0.18	0.30	
V _{OVC}	Over-voltage clamp	$V_{IN} > 16.5V$, $I_{OUT} = 10mA$	14.0	15.2	16.5	V
EN/UVLO						
V _{ENR}	EN Threshold voltage, rising		1.20	1.40	1.60	V
V _{ENF}	EN Threshold voltage, falling		1.15	1.35	1.50	V
I _{EN}	EN Input leakage current	$0V \leq V_{EN} \leq 5V$	-100	0.45	100	nA
dVdT						
I _{dVdT}	dVdT Charging current		100	250	350	nA
R _{dVdT_disch}	dVdT Discharging resistance		50	85	120	Ω
V _{dVdTmax}	dVdT max capacitor voltage			5.5		V
GAIN _{dVdT}	dVdT to OUT gain			4.85		V/V
ILMT						
I _{ILMT}	ILMT Bias current		0.2	0.7	2.2	μA
I _{OL}	Overload current limit	$R_{ILMT} = 4.3k\Omega$, $V_{VIN-OUT} = 1V$	4.6	5	5.6	A
		$R_{ILMT} = 10k\Omega$, $V_{VIN-OUT} = 1V$	2.5	3.0	3.5	A
		$R_{ILMT} = 51k\Omega$, $V_{VIN-OUT} = 1V$	1.0	1.5	2.0	A
		$R_{ILMT} = 100k\Omega$, $V_{VIN-OUT} = 1V$	0.8	1.0	1.5	A

12V electronic fuse with overvoltage clamp and blocking FET control

I _{OL-R-Short}	Overload current limit	R _{ILMT} = 0Ω, Shorted Resistor Current Limit		1.8		A
Symbol	Parameter	Test condition	Min	Typ.	Max	Unit
I _{OL-R-Open}	Overload current limit	R _{ILMT} = OPEN, Open Resistor Current Limit		1.6		A
I _{SCL}	Short-circuit current limit	R _{ILMT} = 5kΩ, V _{VIN-OUT} = 12V	4.0	4.25	4.5	A
		R _{ILMT} = 10kΩ, V _{VIN-OUT} = 12V	2.76	2.88	3.0	
		R _{ILMT} = 51kΩ, V _{VIN-OUT} = 12V	1.06	1.14	1.22	
		R _{ILMT} = 100kΩ, V _{VIN-OUT} = 12V	0.86	0.94	1.0	
RATIO _{FASTRIP}	Fast-Trip comparator level w.r.t. overload current limit	I _{FASTRIP} : I _{OL}		160		%
V _{OpenILMT}	ILMT Open resistor detect threshold	V _{ILMT} Rising, R _{ILMT} = OPEN	2.3	3.2	3.8	V
R _{DS (on)}	FET ON resistance		20	28	48	mΩ
I _{OUT-OFF-LKG}	OUT Bias current in off state	V _{EN/UVLO} = 0V, V _{OUT} Sourcing	0	4	6	μA
I _{OUT-OFF-SINK}		V _{EN/UVLO} = 0V, V _{OUT} = 300mV (Sinking)	-5	-2.6	0	μA
BFET						
I _{BFET}	BFET Charging current	V _{BFET} = V _{OUT}	0	1.8	3.5	μA
V _{BFETmax}	BFET Clamp voltage		V _{IN+6}			V
R _{BFETdisch}	BFET Discharging resistance to GND	V _{EN/UVLO} = 0V, I _{BFET} = 100mA	10	25	40	Ω
TSD						
T _{SHDN}	TSD Threshold, rising			135		°C
T _{SHDNhyst}	TSD Hysteresis			-10		°C
Timing Requirements						
T _{ON}	Turn-on delay	EN/UVLO → H to I _{IN} = 100mA, 1A resistive load at OUT		900		μs
t _{OFFdly}	Turn Off delay	EN/UVLO ↓ to BFET ↓, C _{BFET} = 0		20		μs
dVdT						
t _{dVdT}	Output ramp time	EN/UVLO → H to OUT = 11.7V, C _{dVdT} = 0		1		ms
		EN/UVLO → H to OUT = 11.7V, C _{dVdT} = 1nF		10		ms
ILMT						
t _{FastOffDly}	Fast-Trip comparator delay	I _{OUT} > I _{FASTRIP} to I _{OUT} = 0 (Switch Off)		350		ns
BFET						
t _{BFET-ON}	BFET Turn-On duration	EN/UVLO → H to V _{BFET} = 12V, C _{BFET} = 1nF		11		ms
		EN/UVLO → H to V _{BFET} = 12V, C _{BFET} = 10nF		130		ms
t _{BFET-OFF}	BFET Turn-Off duration	EN/UVLO → L to V _{BFET} = 1V, C _{BFET} = 1nF		21		μs
		EN/UVLO → L to V _{BFET} = 1V, C _{BFET} = 10nF		24		μs

Characteristic plots

VIN = 12V, VEN/UVLO = 2V, RILMT = 10kΩ, CIN = 0.1 μF, Cdvdt = OPEN (unless stated otherwise)



Operation description

The MX25924 is an e-fuse with integrated power switch that is used to manage current/voltage/start-up voltage ramp to a connected load. The device starts its operation by monitoring the VIN bus. When VIN exceeds the undervoltage-lockout threshold (V_{UVL}), the device samples the EN/UVLO pin. A high level on this pin enables the internal MOSFET and start charging the gate of external blocking FET (if connected) via the BFET pin. As VIN rises, the internal MOSFET of the device will start conducting and allow current to flow from VIN to OUT. When EN/UVLO is held low (below V_{ENF}), internal MOSFET is turned off.

After a successful start-up sequence, the device now actively monitors its load current and input voltage, ensuring that the adjustable overload current limit I_{OL} is not exceeded, and input voltage spikes are safely clamped to V_{OVC} level at the output. This keeps the output device safe from harmful voltage and current transients. The device also has built-in thermal sensor. In the event device temperature (T_j) exceeds T_{SHDN} , typically 135°C , the thermal shutdown circuitry will shut down the internal MOSFET thereby disconnecting the load from the supply. The MX25924 device will remain off during a cooling period until device temperature falls below $T_{SHDN} - 10^{\circ}\text{C}$, after which it will attempt to restart. This ON and OFF cycle will continue until fault is cleared.

VIN Pin

Input voltage to the MX25924. A ceramic bypass capacitor close to the device from VIN to GND is recommended to alleviate bus transients. The recommended operating voltage range is 4.5V to 13.8V. The device can continuously sustain a voltage of 30V on VIN pin. However, above the recommended maximum bus voltage, MX25924 will be in over-voltage protection (OVP) mode, limiting the output voltage to V_{OVC} . The power dissipation in OVP mode is $P_{D_OVP} = (V_{IN} - V_{OVC})$

$\times I_{OUT}$, which can potentially heat up the device and cause thermal shutdown.

dVdT

Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum T_{dVdT}) on the output. Equation governing slew rate at start-up is shown below:

$$\frac{dV_{OUT}}{dT} = \frac{I_{dVdT} \cdot GAIN_{dVdT}}{C_{dVdT} + C_{INT}}$$

Where:

$$I_{dVdT} = 220\text{nA (TYP)}$$

$$C_{INT} = 70\text{pF (TYP)}$$

$$GAIN_{dVdT} = 4.85$$

$$DV_{OUT}/dT = \text{Desired output slew rate}$$

The total ramp time (T_{dVdT}) for 0 to VIN can be calculated using the following equation:

$$T_{dVdT} = 10^6 \cdot V_{IN} \cdot (C_{dVdT} + 70\text{pF})$$

BFET

Connect this pin to an external nFET that can be used to disconnect input supply from rest of the system in the event of power failure at VIN. The BFET pin is controlled by either input UVLO (V_{UVL}) event or EN/UVLO (see Table 1). BFET can source charging current of $2\mu\text{A}$ (TYP) and sink (discharge) current from the gate of the external FET via a 26Ω internal discharge resistor to initiate fast turn-off, typically $< 1\mu\text{s}$. Due to $2\mu\text{A}$ charging current, it is recommended to use $> 10\text{M}\Omega$ impedance when probing the BFET node.

Table 1. BFET

EN/UVLO $> V_{ENR}$	VIN $> V_{UVL}$	BFET MODE
H	H	Charge
X	L	Discharge
L	X	Discharge

EN/UVLO Pin

As an input pin, it controls both the ON/OFF state of the internal MOSFET and that of the external blocking FET. In its

high state, the internal MOSFET is enabled, and charging begins for the gate of external FET. A low on this pin will turn off the internal MOSFET and pull the gate of the external FET to GND via the built-in discharge resistor. High and Low levels are specified in the parametric table of the datasheet. The EN/UVLO pin is also used to clear a thermal shutdown latch in the MX25924 by toggling this pin high to low.

The internal de-glitch delay on EN/UVLO falling edge is intentionally kept low (1 μ s typical) for quick detection of power failure. When used with a resistor divider from supply to EN/UVLO to GND, power-fail detection on EN/UVLO helps in quick turn-off of the BFET driver, thereby stopping the flow of reverse current. For applications where a higher de-glitch delay on EN/UVLO is desired, or when the supply is particularly noisy, it is recommended to use an external bypass capacitor from EN/UVLO to GND.

ILMT Pin

The device continuously monitors the load current and keeps it limited to the value programmed by R_{ILMT} . After start-up event and during normal operation, current limit is set to I_{OL} (over-load current limit).

When power dissipation in the internal MOSFET [$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$] exceeds 10W, there is a 2% - 12% thermal foldback in the current limit value so that I_{OL} drops to I_{SC} . In each of the two modes, MOSFET gate voltage is regulated to throttle short-circuit and overload current flowing to the load. Eventually, the device shuts down due to over temperature.

During a transient short circuit event, the current through the device increases very rapidly. The current-limit amplifier cannot respond very quickly to this event due to its limited bandwidth. Therefore, the MX25924 incorporates a fast-trip comparator, which shuts down the pass device very quickly when $I_{OUT} > I_{FASTTRIP}$ and terminates the rapid short-circuit peak current. The trip threshold is set to 60% higher than the programmed overload current limit ($I_{FASTTRIP} = 1.6 \times I_{OL}$). After

the transient short-circuit peak current has been terminated by the fast-trip comparator, the current limit amplifier smoothly regulates the output current to I_{OL} .


Application and Implementation

Application Information

The MX25924 is a smart eFuse. It is typically used for Hot-Swap and Power rail protection applications. It operates from 4.5V to 13.8V with programmable current limit and undervoltage protection. The device aids in controlling the in-rush current and provides precise current limiting during overload conditions for systems such as Set-Top-Box, DTVs, Gaming Consoles, SSDs/HDDs, and Smart Meters. The device also provides robust protection for multiple faults on the sub-system rail.

Programming the Current-Limit Threshold: R_{ILMT} Selection

The R_{ILMT} resistor at the ILMT pin sets the overload current limit, this can be set using the following table:



Choose closest standard value resistor with 1% tolerance.

Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) trip point is adjusted using the external voltage divider network of R_1 and R_2 as connected between IN, EN/UVLO and GND pins of the device. The values required for setting the undervoltage are calculated by the following equation:

$$V_{UV} = \frac{R_1 + R_2}{R_2} \cdot V_{ENR}$$

Where $V_{ENR} = 1.4V$ is enable, voltage rising threshold.

Since R_1 and R_2 will leak the current from input supply V_{IN} , these resistors should be selected based on the acceptable leakage current from input power supply V_{IN} . The current drawn by R_1 and R_2 from the power supply $\{I_{R12} = V_{IN} / (R_1 + R_2)\}$.

However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I_{R12} must be chosen to be $20\times$ greater than the leakage current expected. For default UVLO of $V_{UVR} = 4.3V$, select $R_2 = OPEN$, and $R_1 = 1M\Omega$. Since EN/UVLO pin is rated only to $7V$, it cannot be connected directly to $V_{IN} = 12V$. It must be connected through $R_1 = 1M\Omega$ only, so that the pull-up current for EN/UVLO pin is limited to $< 20\mu A$.

The power failure threshold is detected on the falling edge of supply. This threshold voltage is 4% lower than the rising threshold, V_{UVR} . This is calculated using the following equation.

$$V_{PF\text{AIL}} = 0.96 \times V_{UVR}$$

Where V_{UVR} is $4.3V$, Power fail threshold set is $4.1V$.

Setting Output Voltage Ramp Time T_{dVdT}

For a successful design, the junction temperature of device should be kept below the absolute-maximum rating during both dynamic (start-up) and steady state conditions. Dynamic power stresses often are an order of magnitude greater than the static stresses, so it is important to determine the right start-up time and in-rush current limit required with system capacitance to avoid thermal shutdown during start-up with and without load.

The ramp-up capacitor C_{dVdT} needed is calculated considering the two possible cases:

- Start-up without load: only output capacitance C_{OUT} draws

current during start-up

During start-up, as the output capacitor charges, the voltage difference as well as the power dissipated across the internal FET decreases. The average power dissipated in the device during start-up is calculated using the following equation.

For MX25924, the inrush current is determined as:

$$I_{INRUSH} = C_{OUT} \cdot \frac{V_{IN}}{T_{dVdT}}$$

Power dissipation during start-up is:

$$P_{D(INRUSH)} = 0.5 \cdot V_{IN} \cdot I_{INRUSH}$$

The power dissipation equation assumes that load does not draw any current until the output voltage has reached its final value.

- Start-up with load: output capacitance C_{OUT} and load draws current during start-up

When load draws current during the turn-on sequence, there will be additional power dissipated. Considering a resistive load $R_{L(SU)}$ during start-up, load current ramps up proportionally with increase in output voltage during T_{dVdT} time. The average power dissipation in the internal FET during charging time due to resistive load is given by:

$$P_{D(LOAD)} = \frac{V_{IN}^2}{6 \cdot R_{L(SU)}}$$

Total power dissipated in the device during startup is:


$$P_{D(STARTUP)} = P_{D(INRUSH)} + P_{D(LOAD)}$$

Total current during startup is given by:

$$I_{STARTUP} = I_{INRUSH} + I_L(t)$$

If $I_{STARTUP} > I_{OL}$, the device limits the current to I_{OL} and the current limited charging time is determined by:

$$T_{dVdT(\text{Current-lim})} = C_{OUT} \cdot R_{L(SU)} \cdot \left\{ \frac{I_{OL}}{I_{INRUSH}} - 1 + \ln \left[\frac{I_{INRUSH}}{I_{OL} - \frac{V_{IN}}{R_{L(SU)}}} \right] \right\}$$



The power dissipation, with and without load, for selected start up time should not exceed the shutdown limits as shown in above figure.

Support Component Selection - C_{IN}

C_{IN} is a bypass capacitor to help control transient voltages, unit emissions, and local supply noise. Where acceptable, a value in the range of 0.001µF to 0.1µF is recommended for C_{IN}. If the input supply is located more than a few inches from the device an input ceramic bypass capacitor higher than 0.1µF is recommended.

Power Supply Recommendations

Transient Protection

In case of short circuit and overload current limit, when the device interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) is dependent on value of inductance in series to the input or output of the device. Such transients can exceed the Absolute Maximum Ratings of the device if steps are not taken to address the issue.

Typical methods for addressing transients include:

- Minimizing lead length and inductance into and out of the device
- Using large PCB GND plane


- Schottky diode across the output to absorb negative spikes
- A low value ceramic capacitor (C_{IN} = 0.001µF to 0.1µF) to absorb the energy and dampen the transients. The approximate value of input capacitance can be estimated with the following equation:

$$V_{SPIKE(Absolute)} = V_{IN} + I_{LOAD} \cdot \sqrt{\frac{L_{IN}}{C_{IN}}}$$

Where:

- V_{IN} is the nominal supply voltage
- I_{LOAD} is the load current
- L_{IN} equals the effective inductance seen looking into the source
- C_{IN} is the capacitance present at the input

Some applications may require the addition of a Transient Voltage Suppressor (TVS) to prevent transients from exceeding the Absolute Maximum Ratings of the device.



Output Short-Circuit Measurements


It is difficult to obtain repeatable and similar short-circuit testing results. Source bypassing, input leads, circuit layout and component selection, output shorting method, relative location of the short, and instrumentation all contribute to variation in results. The actual short itself exhibits a certain degree of randomness as it microscopically bounces and arcs. Care in configuration and methods must be used to obtain realistic results. Do not expect to see waveforms exactly like those in the data sheet; every setup differs.

Layout Guidelines

For all applications, a 0.01 μ F or greater ceramic decoupling capacitor is recommended between IN terminal and GND. For hot-plug applications, where input power path inductance is negligible, this capacitor can be eliminated or minimized.

- The optimum placement of decoupling capacitor is closest to the IN and GND terminals of the device. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the IN terminal, and the GND terminal of MX25924.
- High current carrying power path connections should be as short as possible and should be sized to carry at least twice the full-load current.
- The GND terminal must be tied to the PCB ground plane at the terminal of MX25924. The PCB ground should be a copper plane or island on the board.
- Locate all support components: R_{ILMT} , C_{dVdT} and resistors for EN/UVLO, close to their connection pin. Connect the other end of the component to the GND pin of the device with shortest trace length. The trace routing for the R_{ILMT} and C_{dVdT} components to the device should be as short as possible to reduce parasitic effects on the current limit and soft start timing. These traces should not have any coupling to switching signals on the board.
- Protection devices such as TVS, snubbers, capacitors, or diodes should be placed physically close to the device they are intended to protect and routed with short traces to reduce inductance. For example, a protection Schottky diode is recommended to address negative transients due to switching of inductive loads, and it should be physically close to the OUT pins.


Package information DFN3*3-10L



SYMBOL	MILLIMETERS		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.03	0.05
A3	0.20REF		
b	0.18	0.24	0.30
D	3.00BSC		
D2	2.45	2.50	2.55
E	3.00BSC		
E2	1.75	1.80	1.85
e	0.50BSC		
K	0.19TYP		
L	0.35	0.40	0.45

DFN3*3-10L for MX25924D33

Package information ESOP8



SYMBOL	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.39	-	0.48	0.0154	-	0.0189
A1	0.21	-	0.28	0.008	-	0.011
A2	0.50	-	0.80	0.020	-	0.031
A3	1.05BSC			0.041BSC		
B	1.27BSC			0.050BSC		
C	4.70	4.90	5.10	0.185	0.193	0.201
C1	3.202	-	3.402	0.126	-	0.134
D	5.80	6.00	6.20	0.228	0.236	0.244
D1	3.70	3.90	4.10	0.146	0.154	0.161
D2	2.313	-	2.513	0.091	-	0.099
E	-	-	1.75	-	-	0.069
E1	1.30	1.40	1.50	0.051	0.055	0.059
E2	0.60	0.65	0.70	0.024	0.026	0.028
E3	0.10	-	0.225	0.004	-	0.009
θ	0	-	8°	0	-	8°

ESOP-8L for MX25924ES

Restrictions on Product Use

- ◆ MAXIN micro is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing MAXIN products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such MAXIN products could cause loss of human life, bodily injury or damage to property.
- ◆ In developing your designs, please ensure that MAXIN products are used within specified operating ranges as set forth in the most recent MAXIN products specifications.
- ◆ The information contained herein is subject to change without notice.

Version update record:

V10 The original version (preliminary)

V11 Added new waves and updated date.

V12 Add marking information and version information

V13 Updated Package information of DFN3*3-10L