

## 总结

反激电源芯片广泛的应用在各种场景,把交流电转为直流 DC 给芯片供电做辅助电源,充电等场景,在反激电源的输入端需要有 X 电容满足电磁兼容性要求,但是当 AC 不在的时候, X 电容通常通过 1M 到 2M 欧姆的电阻进行放电,在正常工作的时候和待机的时候,由于有这个 X 电容放电电阻的存在,增加了待机功耗,随着欧盟(EC) 2023/826 的生效,对待机功耗有了更高的要求

无锡明芯微电子的 MX1210HV 是一款高度集成电流模式 PWM 控制器, 就很好的帮助解决这个问题,它不仅仅集成了 X 电容放电的功能,而且集成了高压启动的功能,极大的降低了电器设备的待机功耗,不仅性能优异,而且成本低

针对高性能、低待机功耗和宽输出电压范围的 PD 适配器,各种家用电器的辅助电源的解决方案进行了优化。该电路还兼容高性价比的离线反激式转换器应用,涵盖较宽的输出范围。满载时,IC 以固定频率模式工作。当负载变为低时,它以绿色模式运行,并带有谷值开关,可在整个负载范围内实现高功率转换效率。

MX1210HV 提供完整的保护覆盖,包括逐周期电流限制(OCP)、过载保护(OLP)、过温保护(OTP)、输出短路保护(SCP)、输出和 VDD 过压保护(OVP 和 VDD OVP)。 出色的 EMI 性能是通过 MAXIN 专有的频率改组技术实现的。将低于 22kHz 的音调能量降至最低,以避免运行过程中的音频噪音。

MX1210HV 采用 SOP8 封装。

# 应用

电池充电器

PD 适配器

宽输出范围适配器


机顶盒电源

## 主要应用特点

多模式工作

- ●100kHz 固定频率模式 @ 满载
- ●谷底切换作@ 绿色模式
- ●突发模式 @ 轻载和空载
- ◆具有 Iovp 电流检测功能的自适应环路增益补偿
- ◆内置 X 电容器放电功能
- ◆轻负载和空载时的超低工作电流
- ◆用于通用线路电压的内部 OCP 补偿
- ◆扩展突发模式控制,以提高效率和降低待机功耗
- ◆上电软启动,减少 MOSFET VDS 应力
- ◆EMI 的抖频技术
- ◆无音频噪声
- ◆全面的保护功能
  - ●帯磁滞的 VDD 欠压锁定(UVLO)
  - ●具有自动恢复功能的逐周期过流保护 (OCP)
    - ●外部过温保护(EXT OTP)
  - ●VDD 过电压保护
  - •输出过压保护
  - ●输出短路保护 (SCP) 具有自动恢复功能
  - ●具有自动恢复功能的掉电保护
  - •输出二极管短路保护,具有自动恢复功能

# 引脚分布





## **GENERAL DESCRIPITION**

MX1210HV integrates a highly integrated current mode PWM controller and high-voltage start module, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. The circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range.

At full loading, the IC operates in fixed frequency mode. When the loading goes low, it operates in Green mode with valley switching for high power conversion efficiency can be achieved in the whole loading range.

MX1210HV offers complete protection coverage including cycle-by-cycle current limiting (OCP), overload protection (OLP), over temperature protection (OTP), output short current protection (SCP), output and VDD over voltage protection (OVP & VDD OVP). Excellent EMI performance is achieved with MAXIN proprietary frequency shuffling technique. The tone energy at below 22kHz is minimized to avoid audio noise during operation.

MX1210HV is offered in SOP8 package.

# **Applications**

Battery chargers

PD adapters


Wide output range adapters

Set-Top Box power supply

## **FEATURES**

- ♦ Multi-Mode Operation
  - •100kHz fixed frequency mode @ Full Load
  - Valley switching operation @ Green mode
  - •Burst Mode @ Light Load and No Load
- ♦Adaptive loop gain compensation with Iovp current detection
- ♦Built-in X-capacitor discharge function
- ♦Ultra low operation current at light and no load
- ♦Internal OCP compensation for universal line voltage
- ◆Extend burst mode control for improved efficiency and low standby power
- ♦Power on soft start reducing MOSFET VDS stress
- ◆Frequency shuffling for EMI
- ♦Audio noise free operation
- ♦Comprehensive protection coverage
  - •VDD under voltage lockout with hysteresis (UVLO)
  - •Cycle-by-cycle over current protection (OCP) with auto recovery
  - •External over temperature protection (EXT OTP)
  - •VDD over voltage protection
  - •Output over voltage protection
  - •Output short current protection (SCP) with auto recovery
  - •Brownout protection with auto recovery
  - •Output diode short protection with auto recovery

# **Typical Application**



1.1W



## General information

## **Ordering information**

| Part Number | Description              |
|-------------|--------------------------|
| MX1210HV    | SOP8, Halogen-free, RoHS |

### Package dissipation rating

| Package | RθJA (°C/W) |
|---------|-------------|
| SOP8    | 90          |

#### Absolute maximum ratings

| Parameter                            | Value         |  |  |
|--------------------------------------|---------------|--|--|
| VDD DC supply voltage                | 60V           |  |  |
| HV input voltage                     | -0.3V to 800V |  |  |
| FB input voltage                     | -0.3 to 7V    |  |  |
| CS input voltage                     | -0.3 to 7V    |  |  |
| DMAG input voltage                   | -0.3 to 7V    |  |  |
| Junction temperature T <sub>J</sub>  | -40 to 150°C  |  |  |
| Ambient temperature T <sub>A</sub>   | -40 to 85℃    |  |  |
| Storage temperature T <sub>STG</sub> | -55 to 150℃   |  |  |
| ESD(HBM)                             | ±2.0kV        |  |  |
| Leading temperature                  | 260℃          |  |  |
| (soldering, 10secs)                  | 200 C         |  |  |


Note: stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### **Marking information**




# Terminal assignments

PD



Power dissipation @TA=25°C

| PIN<br>NO. | PIN<br>name | Description  |
|------------|-------------|--|
| 1          | DMAG        | Demagnetization input. Input and output voltages are sensed from the auxiliary winding.  |
| 2          | FB          | Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and current-sense signal CS pin.                 |
| 3          | CS          | Current sense pin, connect resistors to ground.  |
| 4          | GND         | Ground pin.  |
| 5          | GATE        | Gate driver for external MOSFET.   |
| 5          | VDD         | Power supply.  |
| 7          | NC          |  |
| 8          | HV          | The high-voltage start-up pin is connected to the bus input through a diode to achieve high-voltage start-up, X-capacitor discharge. |




### **Recommended operating condition**

| Symbol | Parameter          | Range |
|--------|--------------------|-------|
| VDD    | VDD supply voltage | 10-   |
|        |                    | 48V   |



# **Block Diagram**





# **Electrical characteristics**

( TA=25°C, VDD=18V, unless otherwise noted)

| Symbol                           | Parameter  | Test condition                                      | Min   | Тур.  | Max   | Unit |
|----------------------------------|--|---|-------|-------|-------|------|
| HV pin                           |  |   |       |       |       |      |
| $BV_{HV}$                        | Withstand voltage of the HV                                      | $I_{HV} = 250 uA$                                   | 700   | 830   | 950   | V    |
| I_HV                             | The startup current of the HV                                    | VDD=VDDoff-1, HV=500V                               |       | 1.5   | 2     | mA   |
| I <sub>OFF</sub>                 | Leakage current  | HV =500V  |       | 18    | 30    | μΑ   |
| V_UNPLUG                         | X capacitance discharge threshold                                |   |       | 35    |       | V    |
| Td_UNPLUG                        | Power-off detection trigger duration                             |   |       | 50    |       | ms   |
| VDD supply vo                    | ltage  |   |       |       |       |      |
| I_VDD                            | VDD normal operation current                                     | V <sub>FB</sub> =2.5V                               | 1     | 1.5   | 2.6   | mA   |
| I_ Burst                         | Burst mode operation current                                     | VFB=0.5V  |       | 0.38  | 0.48  | mA   |
| UVLO_ON                          | VDD under voltage lockout enter                                  |   | 6.3   | 7     | 7.6   | V    |
| UVLO_OFF                         | VDD under voltage lockout exit                                   |   | 15.0  | 16.2  | 17.5  | V    |
| V_Pull/up                        | Pull-up PMOS active  |   |       | 10    |       | V    |
| V <sub>DD_OVP</sub>              | Over voltage protection voltage                                  | FB=3V, VDD ramp up until gate clock is off          | 50.0  | 52.0  | 54.0  | V    |
| V_Latch                          | Latch release voltage  | External OTP/VDD_OVP/VO_OVP                         |       | 4.8   |       | V    |
| T_recovery                       | Restart time for auto-recovery protection                        | Other protection                                    |       | 1.4   |       | s    |
| FB pin – Feedb                   | ack input section  |   |       |       |       |      |
| V <sub>FB_Open</sub>             | FB open loop voltage   |   |       | 5.1   |       | V    |
| A                                | DWA : AVED AVEC  | VDMAG>1.25V   |       | 3.5   |       | V/V  |
| Avcs                             | PWM input gain ΔVFB/ΔVCS   | VDMAG<1.25V   |       | 4.5   |       | V/V  |
| D_MAX                            | Max duty cycle @ VDD=18V, VFB=3V, VCS=0.3V                       |   | 70    |       | 90    | %    |
| I <sub>FB_short</sub>            | FB pin short circuit current                                     | Current for short FB to GND                         |       | 250   |       | μΑ   |
| V <sub>FB_green</sub>            | The threshold enters green mode                                  |   |       | 2.05  |       | V    |
| VREF_burst_H                     | The threshold exits burst mode                                   |   |       | 1.2   |       | V    |
| V <sub>REF_burst_L</sub>         | The threshold enters burst mode                                  |   |       | 1.1   |       | V    |
| V <sub>FB_OLP</sub>              | Over load protection   |   | 4.7   | 5     | 5.5   | V    |
| T <sub>D_OLP</sub>               | Over load debounce time  |   |       | 60    |       | ms   |
| R <sub>FB_IN</sub>               | Input impedance  |   |       | 20    |       | kΩ   |
| CS pin – Currer                  | nt sense input   |   |       |       |       |      |
| T <sub>CS</sub> _ <sub>SST</sub> | Soft start time of CS threshold                                  |   |       | 4.0   |       | ms   |
| T_blanking                       | Leading edge blanking time                                       |   |       | 300   |       | ns   |
| T <sub>D_OC</sub>                | Over current detection and delay                                 | From over current occurs till gate driver turns off |       | 90    |       | ns   |
| V <sub>CS_PK</sub>               | Internal current limiting threshold voltage with zero duty cycle |   | 0.492 | 0.500 | 0.508 | V    |




# Multi-mode PWM Controller with high-voltage start module


|                         |  | ı                     |      | 1     |      | 1    |
|-------------------------|--|-----------------------|------|-------|------|------|
| V <sub>CS_PKclamp</sub> | CS voltage clamper                       |                       |      | 0.715 |      | V    |
| V <sub>CS_SRST</sub>    | Secondary rectifier diode short          |                       | 1.1  | 1.2   | 1.3  | V    |
|                         | protection threshold voltage             |                       |      |       |      |      |
| Vcs_exotp               | External OTP threshold voltage           | DMAG=1.8V             |      | 0.80  |      | V    |
| То_ехотр                | External OTP delay time                  |                       | 42   | 49    | 56   | ms   |
| Oscillator              |  |                       |      |       |      |      |
| Fosc_nom                | Normal frequency of high output voltage  | VDD=18V, FB=3V, CS=0V | 92   | 100   | 108  | kHz  |
| Fosc_jt                 | Frequency jittering                      |                       | -7   |       | +7   | %    |
| $Fosc\_shuffling$       | Shuffling frequency                      |                       |      | 240   |      | Hz   |
| Fosc_temp               | Frequency temperature stability          |                       |      | 1.0   |      | %    |
| Fosc_vdd                | Frequency VDD voltage stability          |                       |      | 1.0   |      | %    |
| Fosc_burst              | Burst mode frequency                     |                       |      | 22    |      | kHz  |
| Gate driver             |  |                       |      |       |      |      |
| ***                     | Gate low voltage @ VDD=15V,              |                       |      |       | 1.0  | 3.7  |
| $V_{GL}$                | Io=20mA                                  |                       |      |       | 1.0  | V    |
|                         | Gate high voltage @ VDD=15V,             |                       |      |       |      |      |
| $ m V_{GH}$             | Io=20mA                                  |                       | 8.0  |       |      | V    |
| V <sub>G_clamping</sub> | Gate clamp voltage                       |                       |      | 11.5  |      | V    |
|                         | Gate voltage rising time 1.2V ~ 10.8V    |                       |      |       |      |      |
| T_rise                  | @ CL=1000pF                              |                       |      | 240   |      | ns   |
|                         | Gate voltage falling time 10.8V ~ 1.2V   |                       |      |       |      |      |
| T_fall                  | @ CL=1000pF                              |                       |      | 25    |      | ns   |
| DMAG pin                |  |                       |      |       |      |      |
|                         | Output over voltage protection threshold |                       |      |       |      |      |
| $V_{TH\_OVP}$           | voltage                                  |                       | 3.50 | 3.60  | 3.70 | V    |
|                         | Output under-voltage protection          |                       |      |       |      |      |
| $V_{TH\_UVP}$           | threshold voltage                        |                       | 0.30 | 0.35  | 0.40 | V    |
| _                       | Output under voltage protection delay    |                       |      |       |      |      |
| $T_{D\_UVP}$            | time                                     |                       | 9    | 12    | 15   | ms   |
| _                       | Blanking time of DMAG pin @ light        |                       |      |       |      |      |
| T <sub>BLK_LL</sub>     | load                                     | $V_{FB} < 2.05V$      |      | 1.7   |      | μs   |
|                         | Blanking time of DMAG pin @ high         |                       |      |       |      |      |
| T <sub>BLK_HL</sub>     | load                                     | $V_{FB}>2.05V$        |      | 2.3   |      | μs   |
| Idmag bni               | Brown in protection threshold current    |                       | 115  | 130   | 145  | μΑ   |
| IDMAG_BNO               | Brown out protection threshold current   |                       | 120  | 135   | 150  | μА   |
| T <sub>D_BNO</sub>      | Brown out protection delay time          |                       | 42   | 49    | 56   | ms   |
| IDMAG_HVHYS             | Hysteresis of high VIN entry             |                       |      | 7.5   |      | μA   |
| IDMAG_MAX               | Maximum DMAG sourcing current            |                       | 1000 | ,     |      | μΑ   |
|                         |  |                       |      |       | 1    | μ2 1 |
| Internal OTP            | Maximum Divires sourcing current         |                       |      |       |      |      |





## **Characteristic plots**


#### **VDD=18V**






























# Operation description

MX1210HV integrates a highly integrated current mode PWM controller and high-voltage start module, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. Together with PD secondary controller. The power circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range. The extended burst mode control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

### Startup and Internal under voltage lockout

During the start-up phase, an internal high-voltage starter tube provides 1.5mA to charge the external VDD capacitor. When the VDD voltage reaches UVLO\_OFF, the chip starts working; The high-voltage starter tube stops charging the VDD capacitor. At the end of the start-up process, the transformer auxiliary windings provide energy to the VDD capacitors.




Fig1 startup current timing

#### **Operation current**

The typical operating current of MX1210HV is 1.5mA. Good efficiency is achieved with this low operating current together with the extended burst mode control features.

#### Soft start

MX1210HV features an internal 4ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power in sequence. As soon as VDD reaches UVLO\_OFF, the CS peak voltage is gradually increased from 0V to the maximum level. Every restart up begins with a soft start.

#### Adaptive loop gain compensation

With MAXIN proprietary technology, an adaptive loop compensation is implemented to ensure the system loop stability for wide output voltage range according to I\_OVP current detection.

#### Frequency shuffling for EMI improvement

The frequency shuffling is implemented in MX1210HV. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the system design.

#### **Extended burst mode operation**

At light load or no-load condition, most of the power dissipation in a switching mode power supply is from switching loss of the MOSFET, the core loss of the transformer and the loss of the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at light load or no-load condition. The switching frequency reduces at light load or no load to improve the conversion efficiency. At light load or no-load condition, the FB input drops below  $V_{REF\_burst\_L}$  and system enters burst mode. The gate drive output switches when FB input rise back to  $V_{REF\_burst\_H}$ . Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

#### Oscillator operation

During the full load power operation, MX1210HV operates at 100kHz fixed frequency of high output voltage  $\,$  (V\_FB>2.05V typical) . The efficiency and system cost are controlled at an optimal level. At light load, MX1210HV enters the light load mode, where the output current is reduced. The switching losses are reduced by lowering the switching frequency.




Fig2 FB voltage vs frequency

### Current sensing and leading-edge blanking

Cycle by cycle current limiting is offered in MX1210HV current mode PWM control. The switch current is detected by a sense resistor into CS pin. At internal leading-edge blanking



circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of power MOSFET. The current limiting comparator is disabled and cannot turn off the power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense voltage and the FB voltage.

#### Internal synchronized slope compensation

Built-in slope compensation circuit adds voltage ramp into the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the subharmonic oscillation and thus reduces the output ripple voltage.

#### X capacitor discharge

MX1210HV also provides input power-down detection function, when the input power is off, MX1210HV will provide a pull-down current from the HV pin to GND, so that the charge of the X capacitor is discharged to ground.

#### **Demagnetization detection**

The transformer core demagnetization is detected by monitoring the voltage activity on the auxiliary windings. This voltage features a flyback polarity. After the on time, the switch is off and the flyback stoke starts. After the fly-back stroke, the drain voltage shows an oscillation with a frequency of approximately  $1/2\pi\sqrt{L_{p}C_{D}}$ , where  $L_{P}$  is the primary inductance of primary winding and  $C_{D}$  is the capacitance on the drain node.




Fig3 valley detection

The typical detection level is fixed at 85mV at the DMAG pin. Demagnetization is recognized by detection of a possible valley when the voltage at DMAG pin is below 85mV in falling edge.

During the power MOSFET on time, the auxiliary winding voltage is negative, and the MX1210HV outputs a clamp current to clamp the DMAG voltage at 0V. The MX1210HV has built in characteristics, a DMAG brown in protection

threshold current  $I_{DMAG\_BNI}$  (135uA typical) and a DMAG brown out protection threshold  $I_{DMAG\_BNO}$ , for the DMAG pin. The bulk-capacitor brown in and brown out voltages,  $V_{BULK\_BNI}$  and  $V_{BULK\_BNO}$ , can be programmed by adjusting  $R_{D1}$  and  $R_{D2}$  at the DMAG pin, as shown in Figure4. Once the brown in or brown out threshold voltage is set, the other one will be determined accordingly. The bulk capacitor brown-out threshold voltage  $V_{BULK\_BNO}$  can be obtained according to the following equation:

$$\frac{V_{\text{bulk\_BNO}}}{I_{\text{dmag\_BNO}}} = \frac{V_{\text{bulk\_BNI}}}{I_{\text{dmag\_BNI}}}$$

Multi-mode PWM Controller with high-voltage start module

When the MOSFET turns off, the DMAG pin senses the output voltage of the power stage across the auxiliary winding, with a ratio equal to the turn ratio of the auxiliary and secondary windings, and then scaled with the resistor divider  $R_{\rm D2}/R_{\rm D1}$ , as shown in Figure4. The voltage divider and  $R_{\rm D1}/R_{\rm D2}$  can be calculated by the following equation:

$$\begin{split} \frac{N_{_{A}} \cdot V_{_{BIJLX,\,INO}}}{N_{_{P}} \cdot R_{_{D2}}} = & I_{_{DMAG,\,INO}} \quad \left(For \; brown \; out\right) \\ \frac{N_{_{A}} \cdot V_{_{OUT\_OVP}}}{N_{_{S}}} \quad \frac{R_{_{D1}}}{R_{_{D1}} + R_{_{D2}}} = & V_{_{TH\_OVP}} \quad \left(For \; Vout\_ovP \; \right) \end{split}$$

Where the  $V_{TH OVP}$  is 3.60V (typical).




Fig4 DMAG pin application

In addition, when the MOSFET just turns off, leakage inductance of the transformer and parasitic capacitance of the MOSFET induces resonant oscillations on the DMAG pin. The resonant oscillations may cause the MX1210HV to falsely trigger DMAG over voltage protection, which thus fails to reflect actual output over voltage fault condition so that the circuit may not function properly. As load increases, the duration of the resonant oscillation may also increase. A small bypass capacitor which sized from 15-33pF and placed as close to the DMAG pin as possible is recommended to be added to suppress such noises on the DMAG pin as shown in Figure 4. If a larger bypass capacitor may cause the DMAG voltage to be phase shifted too much for the MOSFET not be



## Multi-mode PWM Controller with high-voltage start module

switched on at exact valley points.

#### **Protection controls**

Good power supply system reliability is achieved with auto recovery protection features including OCP, output short protection (SCP), Under Voltage Lockout on VDD (UVLO), and latched shutdown features including Over Temperature Protection, VDD and output Over Voltage Protection (OVP). With MAXIN proprietary technology, the OCP is line voltage compensated to achieve constant output OCP limit over the universal input voltage range and its dependency on primary inductance and frequency is removed.

At overload condition when FB pin input voltage exceeds power limit threshold value for more than Td OLP, control circuit reacts to shut down the converter. It restarts when VDD voltage drops below UVLO limit. For protection with latched shut down mode, control circuit shuts down (latch) the power MOSFET when an over temperature condition or over voltage condition is detected until VDD drops below 4.8V (Latch release voltage), and the device enters power on restart-up sequence thereafter.

#### Over current protection

MX1210HV provides an adaptive cycle-by-cycle OCP compensation method varying with gate on duty cycle in Figure 6. The maximum cycle-by-cycle OCP threshold voltage, Vth PK, is 0.715V.

At PWM off state, 100uA current flows out of CS pin to generate a voltage through R1 and Rsense. The final CS peak clamping voltage threshold is adjusted by the added voltage.

$$V_{\text{CS\_PKclamp}} = V_{\text{CS\_PK}} + R1 \cdot 100uA$$




Figure 5 cycle by cycle OCP compensation

### Pin floating and short protection

MX1210HV provides pin floating protection for all the pins and pin short protection for adjacent pins. In the cases when a pin is floating or two adjacent pins are shorted, Gate switching is disabled.

#### Programmable external over temperature protection

The MX1210HV includes programmable external over temperature protection, implemented with a fast diode and a resistive voltage divider, which consists of an external NTC resistor to sense the power system temperature, as shown in figure6. During the MOSFET off time, the auxiliary winding voltage V<sub>AUX</sub> is constant, and the CS voltage, sampled as a fraction of the clamped voltage VAUX CLAMP and compared with the internal reference voltage to set the over temperature protection threshold voltage. When the system temperature gets higher, the resistance of NTC resistor becomes smaller. By adjusting the value of the setting resistor R<sub>SET</sub>, the threshold temperature for over temperature protection can be programmed. During the MOSFET off time, if the sampled CS voltage exceeds the external OTP threshold voltage V<sub>TH</sub> OTP and sustains for the external OTP delay time TD OTP, the controller will be shut down and the switching will be stopped. If the OTP condition is removed, the controller will automatically resume operation. The design equation for the external OTP threshold voltage is expressed as below:

$$\begin{split} V_{\text{th\_otp}} &= \left[ \frac{N_{_{A}}}{N_{_{S}}} \times \left(V_{_{O\_MAX}} + V_{_{F\_OUT}}\right) \text{-} V_{_{F\_OTP}} \right] \\ \times \frac{R_{_{CSP}} + R_{_{CS}}}{R_{_{CSP}} + R_{_{CS}} + R_{_{NTC}} + R_{_{SET}}} \end{split}$$

Where V<sub>O MAX</sub> is the maximum normal output voltage, and R<sub>NTC</sub> is the NTC resistance at the threshold temperature for external OTP. It is highly recommended to use a fast diode (CT ≤5pF and Trr≤50ns), ex. 1N4148 series, for external OTP application to prevent the CS pin from wrong regulation or being damaged by the negative voltage spikes.




Figure 6 external over temperature protection application

#### Feedback resistors

To enhance efficiency at light load, the power loss caused by

WUXI MAXIN MICRO 11 / 14 无锡明芯微电子有限公



the feedback resistors, in parallel with the opto-coupler as shown in Figure 7, must be reduced. Since the current through the feedback resistor is very small, a shunt regulator, especially with its minimum regulated current, should be carefully chosen to ensure that the shunt regulator can still regulate the output voltage at such a small cathode current.




Figure7 Feedback resistor

#### **Driver**

The power MOSFET is driven by a dedicated gate driver for power switch control. Too weak the gate driver strength results in higher conduction and switch loss of MOSFET while too strong gate driver strength results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

#### Layout considerations

A proper PCB layout can alleviate unknown noise interference and EMI emission in a switch mode power supply. It is recommended to follow the following PCB layout guidelines when a switch mode power supply is to be designed:

- ♦The current path A, starting from the bulk capacitor, through the transformer, the MOSFET, the resistor Rcs and back to the bulk capacitor, is a high frequency and high current loop. This path should be kept as small as possible to decrease noise coupling and kept away from other low voltage traces, such as control paths.
- ◆The path B, starting from the auxiliary winding, through the resistor, the diode, and VDD capacitor to the VDD pin, is also recommended to be as short as possible. Besides, the VDD capacitor should placed as close to the VDD pin as possible.

- ◆The path C, from the RCD snubber circuit to the MOSFET should also be kept short as it is also a loop with high frequency.
- ◆The path D, starting from the second winding, through the rectifier diode, the rectifier capacitor, back to second winding, is also recommended to be as short as possible. In addition, the copper areas at the anode and cathode of the diode must be large enough to ease sinking heat from the diode.
- ♦The path E which is from the GATE pin, through the MOSFET, the current sense resistor and back to the MX1210HV ground should be kept as small as possible.
- ♦The ground traces of the bulk capacitor Cg, the current sense resistor Rg, the VDD capacitor CEg, the auxiliary winding Nag, and the power circuit Ug, should be separated to reduce noise, output ripple and EMI emission. The ground traces of the auxiliary winding Na and the MX1210HV are connected together at the VDD capacitor ground. Then the connected ground trace goes through the VDD capacitor, the current sense ground, and to the bulk capacitor ground in turn. The area of the bulk capacitor ground trace should be large enough.
- ◆The bypass capacitor should be placed as closed to the power circuit as possible.





Figure8 PCB layout guide



# Package information



| CVMDOI | MILLIMETERS |         | INCHES |          |          |        |  |
|--------|-------------|---------|--------|----------|----------|--------|--|
| SYMBOL | MIN         | NOM     | MAX    | MIN      | NOM      | MAX    |  |
| A      | 0.39        | 1       | 0.48   | 0.0154   | )        | 0.0189 |  |
| A1     | 0.21        | 1       | 0.28   | 0.008    | 1        | 0.011  |  |
| A2     | 0.50        | -       | 0.80   | 0.020    | 1        | 0.031  |  |
| A3     |             | 1.05BSC |        | 7        | 0.041BSC | ;      |  |
| В      | 1.27BSC     |         |        | 0.050BSC |          |        |  |
| С      | 4.70        | 4.90    | 5.10   | 0.185    | 0.193    | 0.201  |  |
| D      | 5.80        | 6.00    | 6.20   | 0.228    | 0.236    | 0.244  |  |
| D1     | 3.70        | 3.90    | 4.10   | 0.146    | 0.154    | 0.161  |  |
| Е      | 1           | -       | 1.75   | 1        | 1        | 0.069  |  |
| E1     | 1.30        | 1.40    | 1.50   | 0.051    | 0.055    | 0.059  |  |
| E2     | 0.60        | 0.65    | 0.70   | 0.024    | 0.026    | 0.028  |  |
| Е3     | 0.10        | -       | 0.225  | 0.004    | -        | 0.009  |  |
| θ      | 0           | -       | 8°     | 0        | -        | 8°     |  |

SOP8 for MX1210HV



## **Restrictions on Product Use**

- MAXIN micro is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing MAXIN products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such MAXIN products could cause loss of human life, bodily injury or damage to property.
- ♦ In developing your designs, please ensure that MAXIN products are used within specified operating ranges as set forth in the most recent MAXIN products specifications.
- ◆ The information contained herein is subject to change without notice.

Revision

V1P0 first release

V1P1 add 1st chinse page