

## **GENERAL DESCRIPITION**

MX3863S is a highly integrated current mode PWM controller, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. The circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range.

At full loading, the IC operates in fixed frequency mode. When the loading goes low, it operates in Green mode for high power conversion efficiency can be achieved in the whole loading range.

MX3863S offers complete protection coverage including cycle-by-cycle current limiting (OCP), over load protection (OLP), over temperature protection (OTP), VDD over voltage protection (VDD OVP). Excellent EMI performance is achieved with MAXIN proprietary frequency shuffling technique. The tone energy at below 22kHz is minimized to avoid audio noise during operation.

MX3863S is offered in SOT23-6 package.

## **Applications**

Battery chargers

PD adapters


Wide output range adapters

Set-Top Box power supply

## **FEATURES**

- ♦ Multi-Mode Operation
  - •65kHz fixed frequency mode @ Full Load
  - •Middle load and light load@ Green mode
  - •Burst Mode @ Light Load and No Load
- ◆Adaptive loop gain compensation with Iovp current detection
- ♦Ultra low operation current at light and no load
- ♦Internal OCP compensation for universal line voltage
- ◆Extend burst mode control for improved efficiency and low standby power
- ♦Power on soft start reducing MOSFET VDS stress
- ♦Built in leading edge blanking function
- ♦Frequency shuffling for EMI
- ♦Audio noise free operation
- ♦Comprehensive protection coverage
  - •VDD under voltage lockout with hysteresis (UVLO)
  - •Cycle-by-cycle over current protection (OCP) with auto recovery
  - •External over temperature protection (EXT\_OTP)
  - •Over load protection
  - •VDD over voltage protection

## **Typical Application**





## **General information**

## **Ordering information**

Part Number	Description		
MX3863S	SOP8, Halogen-free, RoHS		

## Package dissipation rating

Package	RθJA (°C/W)
SOP8	105

## **Absolute maximum ratings**

Parameter	Value
VDD DC supply voltage	60V
FB input voltage	-0.3 to 7V
CS input voltage	-0.3 to 7V
DMAG input voltage	-0.3 to 7V
Junction temperature T <sub>J</sub>	-40 to 150℃
Ambient temperature T <sub>A</sub>	-40 to 85 ℃
Storage temperature T <sub>STG</sub>	-55 to 150℃
ESD(HBM)	±2.0kV
Leading temperature	260°C
(soldering, 10secs)	200 C

Note: stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### **Recommended operating condition**


Symbol	Parameter	Range
VDD	VDD supply voltage	10-48V
PD	Power dissipation @TA=25°C	0.80W


## **Terminal assignments**



PIN NO.	PIN name	Description
1	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and current-sense signal CS pin.
2	NC	
3	CS	Current sense pin, connect resistors to ground.
4	NC	
5	GND	Ground pin.
6	GATE	Gate driver for external MOSFET.
7	VDD	Power supply.
8	OTP	External temperature protection


## **Marking information**







# **Block Diagram**





## **Electrical characteristics**

( TA=25 $^{\circ}$ C , VDD=18V, unless otherwise noted)

VDD surptive Unitarity         VDD attrup current         VDD—UVLO_OFF-IV         1.5         2.0         μA           1.VDD         VDD normal operation current         VPs-3V         1.0         2.0         4.0         4.0         1.0         4.0<	Symbol	Parameter	Test condition	Min	Тур.	Max	Unit	
LVDD	VDD supply voltage							
Burst   Burst   Burst   Burst   Mode operation current   VFB=0.5V   Co.   Co	I startup	VDD startup current	VDD=UVLO_OFF-1V		5.0	20.0	μΑ	
UVI.O_ON   VDD under voltage lockout enter   15.5   16.5   17.5   VUVIOLOFF   VDD under voltage lockout exit   15.5   16.5   17.5   VUVIOLOFF   VDD under voltage lockout exit   15.5   16.5   17.5   VUVIOLOFF   VDD under voltage lockout exit   17.5   VUVIOLOFF   VDD under voltage lockout exit   17.5   VUVIOLOFF   VDD under voltage lockout exit   17.5   VUVIOLOFF   VDD under voltage protection voltage   FB=3V, VDD ramp up until gate clock is off   18.0   VUVIOLOFF   VLatch   Latch release voltage   External OTPVDD_OVP   18.0   18.0   VUVIOLOFF   VEX. Interference over the for auto-recovery protection   18.0   VUVIOLOFF   VEX. Interference over the for auto-recovery protection   18.0   VUVIOLOFF   VEX. Interference over the foreign voltage   VVIOLOFF   VEX. Interference over the foreign voltage   VVIOLOFF   VEX. Interference over the foreign voltage   VVIOLOFF   VVIOL	I_VDD	VDD normal operation current	V <sub>FB</sub> =3V		2.8	3.3	mA	
UVLO_OFF         VDD under voltage lockout exit         15.5         16.5         17.5         V           V_PDII/Up         Pull-up PMOS active         FB=3V, VDD ramp up until gate clock is off         50.0         \$2.0         \$4.0         V           V_DD_OVP         Over voltage protection voltage         External OTP/VDD_OVP         4.8         V           V_Latch         Latch release voltage         External OTP/VDD_OVP         4.8         V           FB pin Fectback input section         V         1.2         4.8         V           VYRL Open         FB pon loop voltage         5.1         5.1         V           Avcs         PWM input gain ΔVFB/ΔVCS         2.0         3.3         V/V           D_MAX         Max duty cycle @ VDD=18V, VFB=3V, VFB=3V, VCS=0.3V         70         250         µA           Im_aborn         FB pin short circuit current         Current for short FB to GND         250         µA           VRB_B_buscl_B         The threshold enters green mode         2.0         2.0         µA           VRB_B_buscl_B         The threshold enters burst mode         1.1         1.2         V           VRB_B_buscl_B         The threshold enters burst mode         2.0         ½         ½           VRB_B_buscl_B	I_ Burst	Burst mode operation current	VFB=0.5V		0.45	0.48	mA	
V_Dull/up   Pull-up PMOS active   FB=3V, VDD ramp up until gate clock is off   S0,0   S2,0   S4,0   V	UVLO_ON	VDD under voltage lockout enter		6.7	7.2	7.7	V	
No	UVLO_OFF	VDD under voltage lockout exit		15.5	16.5	17.5	V	
Vod. Over voltage protection voltage         clock is off         50.0         \$2.0         \$4.0         V           V_Latch         Latch release voltage         External OTP/VDD_OVP         4.8         V         V           T_recovery         Restart time for auto-recovery protection         Other protection         1.4         V         s           FB pin – Feedback input section           VFB_Open         FB open loop voltage         5.1         S.1         V           Aves         PWM input gain ΔVFB/ΔVCS	V_Pull/up	Pull-up PMOS active			10		V	
T_recovery   Restart time for auto-recovery protection   Other protection   Other protection   S	V <sub>DD_OVP</sub>	Over voltage protection voltage		50.0	52.0	54.0	v	
FB pin – Feedback input section           VFB, Open         FB open loop voltage	V_Latch	Latch release voltage	External OTP/VDD_OVP		4.8		V	
VFB_Open         FB open loop voltage	T_recovery	Restart time for auto-recovery protection	Other protection		1.4		s	
Aves         PWM input gain ΔVFB/ΔVCS	FB pin – Feed	back input section						
D_MAX         Max duty cycle @ VDD=18V, VFB=3V, VCS=0.3V         Po         %           IFB_short         FB pin short circuit current         Current for short FB to GND         250         μA           VFB_green         The threshold enters green mode         2.05         V           VREF_burst_H         The threshold exits burst mode         1.2         V           VREF_burst_L         The threshold exits burst mode         1.1         V           VFB_OLP         Over load protection         4.0         4.4         4.8         V           TD_OLP         Over load debounce time         60         ms         ms           RFB_IN         Input impedance         90         kΩ         kΩ           CS pin = Current sense input           Tc_s.ssr         Soft start time of CS threshold         4.0         4.0         ms           T_blanking         Leading edge blanking time         300         1         ns           T_D.oc         Over current detection and delay         From over current occurs till gate driver turns off         90         0.508         V           Vcs.pkc.lamp         CS voltage clamper         0.492         0.500         0.508         V           Vcs.pkc.lamp         Secondary rectifier diode short protec	V <sub>FB_Open</sub>	FB open loop voltage			5.1		V	
D_MAX         VCS=0.3V         70         90         %           IFBshort         FB pin short circuit current         Current for short FB to GND         250         μA           VFBgreen         The threshold enters green mode         2.05         V           VREF_barst_L         The threshold exits burst mode         1.2         V           VREF_barst_L         The threshold enters burst mode         1.1         V           VFB_OLP         Over load protection         4.0         4.4         4.8         V           TD_OLP         Over load debounce time         60         ms         ms           RFB_IN         Input impedance         20         kΩ         xΩ           CS pin – Current sense input           TCS_SST         Soft start time of CS threshold         4.0         4.0         ms           T_blanking         Leading edge blanking time         300         ms         ns           TD_OC         Over current detection and delay         From over current occurs till gate driver turns off         90         ns         ns           VCS_PK         US_CS_PK         Secondary rectifier diode short protection threshold voltage         0.492         0.500         0.508         V           VCS_SRST	Avcs	PWM input gain ΔVFB/ΔVCS			3.3		V/V	
VFB_green         The threshold enters green mode         2.05         V           VREF_burst_H         The threshold exits burst mode         1.2         V           VREF_burst_L         The threshold enters burst mode         1.1         V           VFB_OLP         Over load protection         4.0         4.4         4.8         V           TD_OLP         Over load debounce time         60         ms         ms           RFB_IN         Input impedance         20         kΩ         xΩ           CS pin—Current sense input           T_blanking         Leading edge blanking time         4.0         4.0         ms           T_blanking         Leading edge blanking time         300         ms           T_D.oc         Over current detection and delay         From over current occurs till gate driver tums off         90         ms           VCS_PK         Internal current limiting threshold voltage with zero duty cycle         0.492         0.500         0.508         V           VCS_PKclamp         CS voltage clamper         0.715         V           Vcs_SRST         Secondary rectifier diode short protection threshold voltage         v         0.715         V           Oscillator         T         VDD=15V, FB=3V, CS=0V         <	D_MAX			70		90	%	
VREF_burst_H       The threshold exits burst mode       I.2       V         VREF_burst_L       The threshold enters burst mode       I.1       V         VFB_OLP       Over load protection       4.0       4.4       4.8       V         TD_OLP       Over load debounce time       60       ms         RFB_IN       Input impedance       20       kΩ         CS pin – Current sense input         Tcs_sst       Soft start time of CS threshold       4.0       ms         T_blanking       Leading edge blanking time       300       ms         T_D_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       ms         Vcs_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         Vcs_PKclamp       CS voltage clamper       0.715       V         Vcs_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_NoM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	I <sub>FB_short</sub>	FB pin short circuit current	Current for short FB to GND		250		μΑ	
VREF_Durst_L       The threshold enters burst mode       I.1       V         VFB_OLP       Over load protection       4.0       4.4       4.8       V         TD_OLP       Over load debounce time       60       ms         RFB_IN       Input impedance       20       kΩ         CS pin – Current sense input         TCS_SST       Soft start time of CS threshold       4.0       ms         T_blanking       Leading edge blanking time       300       ms         T_D_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       ms         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PKClamp       CS voltage clamper       0.715       V       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_NoM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	V <sub>FB_green</sub>	The threshold enters green mode			2.05		V	
VFB_OLP       Over load protection       4.0       4.4       4.8       V         TD_OLP       Over load debounce time       60       ms         RFB_IN       Input impedance       20       kΩ         CS pin – Current sense input         TCS_SST       Soft start time of CS threshold       4.0       4.0       ms         T_blanking       Leading edge blanking time       300       ns         TD_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       ns         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PKclamp       CS voltage clamper       0.715       V       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         From Over current occurs till gate driver turns off       0.492       0.500       0.508       V	V <sub>REF_burst_H</sub>	The threshold exits burst mode			1.2		V	
$T_{D_OLP}$ Over load debounce time       60       ms $R_{FB_LIN}$ Input impedance       20       kΩ         CS pin – Current sense input $T_{CS_SST}$ Soft start time of CS threshold       4.0       ms $T_D$ blanking       Leading edge blanking time       300       ns $T_{D_OC}$ Over current detection and delay       From over current occurs till gate driver turns off       90       ns $V_{CS_PK}$ Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V $V_{CS_PK_{clamp}}$ CS voltage clamper       0.715       V $V_{CS_SRST}$ Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_Nom       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	V <sub>REF_burst_L</sub>	The threshold enters burst mode			1.1		V	
RFB_IN       Input impedance       Loading edge blanking time       Leading edge blanking time       4.0       ms         TD_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       1       ns         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PKclamp       CS voltage clamper       0.715       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_NOM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	V <sub>FB_OLP</sub>	Over load protection		4.0	4.4	4.8	V	
CS pin – Current sense input         TCs_sst       Soft start time of CS threshold       4.0       ms         T_blanking       Leading edge blanking time       300       ns         T_D_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       ns         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PK_clamp       CS voltage clamper       0.715       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_Nom       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	T <sub>D_OLP</sub>	Over load debounce time			60		ms	
TCS_SST       Soft start time of CS threshold       4.0       ms         T_blanking       Leading edge blanking time       300       ns         T_b_OC       Over current detection and delay       From over current occurs till gate driver turns off       90       ns         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PKclamp       CS voltage clamper       0.715       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         Fosc_NOM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	R <sub>FB_IN</sub>	Input impedance			20		kΩ	
T_blanking Leading edge blanking time	CS pin – Curr	ent sense input						
TD_OC Over current detection and delay From over current occurs till gate driver turns off  VCS_PK Internal current limiting threshold voltage with zero duty cycle  VCS_PKclamp CS voltage clamper  CS voltage clamper  Secondary rectifier diode short protection threshold voltage  OSCIllator  FOSC_NOM Normal frequency of high output voltage  VFOM DOSC_INDER SECONDARY TRANSPORT OF THE PROPERTY OF TH	Tcs_sst	Soft start time of CS threshold			4.0		ms	
TD_OC       Over current detection and delay       driver turns off       90       ns         VCS_PK       Internal current limiting threshold voltage with zero duty cycle       0.492       0.500       0.508       V         VCS_PKclamp       CS voltage clamper       0.715       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         FOSC_NOM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	T_blanking	Leading edge blanking time			300		ns	
VCS_PK       with zero duty cycle       0.492       0.500       0.508       V         VCS_PKclamp       CS voltage clamper       0.715       V         VCS_SRST       Secondary rectifier diode short protection threshold voltage       1.1       1.2       1.3       V         Oscillator         FOSC_NOM       Normal frequency of high output voltage       VDD=15V, FB=3V, CS=0V       60       65       70       kHz	T <sub>D_OC</sub>	Over current detection and delay			90		ns	
VCS_SRST     Secondary rectifier diode short protection threshold voltage     1.1     1.2     1.3     V       Oscillator       FOSC_NOM     Normal frequency of high output voltage     VDD=15V, FB=3V, CS=0V     60     65     70     kHz	Vcs_pk			0.492	0.500	0.508	V	
Vcs_srst threshold voltage  Oscillator  Fosc_nom Normal frequency of high output voltage VDD=15V, FB=3V, CS=0V  60 65 70 kHz	V <sub>CS_PKclamp</sub>	CS voltage clamper			0.715		V	
Fosc_Nom Normal frequency of high output voltage VDD=15V, FB=3V, CS=0V 60 65 70 kHz	Vcs_srst	·		1.1	1.2	1.3	V	
	Oscillator							
Fosc_jt Frequency jittering -7 +7 %	Fosc_nom	Normal frequency of high output voltage	VDD=15V, FB=3V, CS=0V	60	65	70	kHz	
	Fosc_jt	Frequency jittering		-7		+7	%	




# High Performance Multi-mode PWM Controller

Shuffling frequency			240		Hz
Frequency temperature stability			1.0		%
Frequency VDD voltage stability			1.0		%
Burst mode frequency			22		kHz
Gate low voltage @ VDD=15V, Io=20mA				1.0	V
Gate high voltage @ VDD=15V, Io=20mA		8.0			V
Gate clamp voltage			11.5		V
Gate voltage rising time 1.2V ~ 10.8V @			200		
CL=1000pF			200		ns
Gate voltage falling time 10.8V ~ 1.2V @			25		
CL=1000pF			33		ns
Output current of OTP pin		36	40	44	μΑ
Threshold voltage for OTP		0.90	1.0	1.10	V
OTP release threshold voltage		1.0	1.1	1.2	V
OTP debounce time			32		Cycle
OTP floating voltage			2.7		V
	Frequency temperature stability  Frequency VDD voltage stability  Burst mode frequency  Gate low voltage @ VDD=15V, Io=20mA  Gate high voltage @ VDD=15V, Io=20mA  Gate clamp voltage  Gate voltage rising time 1.2V ~ 10.8V @  CL=1000pF  Gate voltage falling time 10.8V ~ 1.2V @  CL=1000pF  Output current of OTP pin  Threshold voltage for OTP  OTP release threshold voltage  OTP debounce time	Frequency temperature stability  Frequency VDD voltage stability  Burst mode frequency  Gate low voltage @ VDD=15V, Io=20mA  Gate high voltage @ VDD=15V, Io=20mA  Gate clamp voltage  Gate voltage rising time 1.2V ~ 10.8V @  CL=1000pF  Gate voltage falling time 10.8V ~ 1.2V @  CL=1000pF  Output current of OTP pin  Threshold voltage for OTP  OTP release threshold voltage  OTP debounce time	Frequency temperature stability  Frequency VDD voltage stability  Burst mode frequency  Gate low voltage @ VDD=15V, Io=20mA  Gate high voltage @ VDD=15V, Io=20mA  Gate clamp voltage  Gate voltage rising time 1.2V ~ 10.8V @ CL=1000pF  Gate voltage falling time 10.8V ~ 1.2V @ CL=1000pF  Output current of OTP pin  36  Threshold voltage for OTP  0.90  OTP release threshold voltage  0TP debounce time	Frequency temperature stability Frequency VDD voltage stability Burst mode frequency  Gate low voltage @ VDD=15V, Io=20mA Gate high voltage @ VDD=15V, Io=20mA Gate clamp voltage Gate voltage rising time 1.2V ~ 10.8V @ CL=1000pF Gate voltage falling time 10.8V ~ 1.2V @ CL=1000pF  Output current of OTP pin  Threshold voltage for OTP  OTP release threshold voltage  1.0  1.0  1.0  1.0  OTP debounce time  1.0  1.0  1.0  1.0  1.0  1.0  1.0  1.	Frequency temperature stability         1.0           Frequency VDD voltage stability         1.0           Burst mode frequency         22           Gate low voltage @ VDD=15V, Io=20mA         1.0           Gate high voltage @ VDD=15V, Io=20mA         8.0           Gate clamp voltage         11.5           Gate voltage rising time 1.2V ~ 10.8V @ CL=1000pF         200           Gate voltage falling time 10.8V ~ 1.2V @ CL=1000pF         35           Output current of OTP pin         36         40         44           Threshold voltage for OTP         0.90         1.0         1.10           OTP release threshold voltage         1.0         1.1         1.2           OTP debounce time         32         1.0         1.0         1.0



## **Characteristic plots**

### VDD=18V





## Operation description

MX3863S is a highly integrated current mode PWM controller, optimized for high performance, low standby power consumption and wide output voltage range PD adapter solutions. Together with PD secondary controller. The power circuit is as well compatible with cost effective offline flyback converter applications covering a wide output range. The extended burst mode control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

#### Startup and Internal under voltage lockout

Startup current of MX3863S is designed to be very low so that VDD could be charged up to UVLO\_OFF threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application.

To optimize power efficiency, startup resistors can be added to the AC line, which not only can reduce power loss but can reset latched mode protections faster.




Fig1 startup current timing

#### **Operation current**

The typical operating current of MX3863S is 2.8mA. Good efficiency is achieved with this low operating current together with the extended burst mode control features.

## Soft start

MX3863S features an internal 4ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power in sequence. As soon as VDD reaches UVLO\_OFF, the CS peak voltage is gradually increased from 0V to the maximum level. Every restart up begins with a soft start.

#### Adaptive loop gain compensation

With MAXIN proprietary technology, an adaptive loop

compensation is implemented to ensure the system loop stability for wide output voltage range according to I\_OVP current detection.

#### Frequency shuffling for EMI improvement

The frequency shuffling is implemented in MX3863S. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the system design.

#### **Extended burst mode operation**

At light load or no-load condition, most of the power dissipation in a switching mode power supply is from switching loss of the MOSFET, the core loss of the transformer and the loss of the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at light load or no-load condition. The switching frequency reduces at light load or no load to improve the conversion efficiency. At light load or no-load condition, the FB input drops below  $V_{REF\_burst\_L}$  and system enters burst mode. The gate drive output switches when FB input rise back to  $V_{REF\_burst\_H}$ . Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

#### Oscillator operation

During the full load power operation, MX3863S operates at 65kHz fixed frequency of high output voltage ( $V_{FB}>2.05V$  typical). The efficiency and system cost are controlled at an optimal level. At light load, MX3863S enters the light load mode, where the output current is reduced. The switching losses are reduced by lowering the switching frequency.




Fig2 FB voltage vs frequency

#### Current sensing and leading-edge blanking

Cycle by cycle current limiting is offered in MX3863S

current mode PWM control. The switch current is detected by a sense resistor into CS pin. At internal leading-edge blanking circuit chops off the sensed voltage spike at initial internal power MOSFET on state due to snubber diode reverse recovery and surge gate current of power MOSFET. The current limiting comparator is disabled and cannot turn off the power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense voltage and the FB voltage.

### Internal synchronized slope compensation

Built-in slope compensation circuit adds voltage ramp into the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the

#### **Protection controls**

Good power supply system reliability is achieved with auto recovery protection features including OCP, Under Voltage Lockout on VDD (UVLO), and latched shutdown features including external Over Temperature Protection, VDD Over Voltage Protection (VDD\_OVP).

With MAXIN proprietary technology, the OCP is line voltage compensated to achieve constant output OCP limit over the universal input voltage range and its dependency on primary inductance and frequency is removed.

At overload condition when FB pin input voltage exceeds power limit threshold value for more than Td\_OLP, control circuit reacts to shut down the converter. It restarts when VDD voltage drops below UVLO limit. For protection with latched shut down mode, control circuit shuts down (latch) the power MOSFET when an over temperature condition or over voltage condition is detected until VDD drops below 4.8V (Latch release voltage), and the device enters power on restart-up sequence thereafter.

#### Over current protection

MX3863S provides an adaptive cycle-by-cycle OCP compensation method varying with gate on duty cycle in Figure 6. The maximum cycle-by-cycle OCP threshold voltage, Vth\_PK, is 0.715V.

At PWM off state, 100uA current flows out of CS pin to generate a voltage through R1 and Rsense. The final CS peak clamping voltage threshold is adjusted by the added voltage.

$$V_{_{CS\_PKclamp}} = V_{_{CS\_PK}} + R1 \cdot 100uA$$




Figure 5 cycle by cycle OCP compensation

#### Pin floating and short protection

MX3863S provides pin floating protection for all the pins and pin short protection for adjacent pins. In the cases when a pin is floating or two adjacent pins are shorted, Gate switching is disabled.

#### Programmable external over temperature protection

The MX3863S includes programmable external over temperature protection. About 40uA current flow out from the OTP pin. A NTC resistor connect between OTP and GND, when the temperature rises, the resistance of the NTC decreases. And the product of resistance of NTC and 40uA falls below the VOTP threshold, the system entry over temperature protection.

#### Feedback resistors

To enhance efficiency at light load, the power loss caused by the feedback resistors, in parallel with the opto-coupler as shown in Figure7, must be reduced. Since the current through the feedback resistor is very small, a shunt regulator, especially with its minimum regulated current, should be carefully chosen to ensure that the shunt regulator can still regulate the output voltage at such a small cathode current.




Figure7 Feedback resistor

#### Driver

The power MOSFET is driven by a dedicated gate driver for power switch control. Too weak the gate driver strength

### High Performance Multi-mode PWM Controller

results in higher conduction and switch loss of MOSFET while too strong gate driver strength results the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.

#### **Layout considerations**

A proper PCB layout can alleviate unknown noise interference and EMI emission in a switch mode power supply. It is recommended to follow the following PCB layout guidelines when a switch mode power supply is to be designed:

- ♦The current path A, starting from the bulk capacitor, through the transformer, the MOSFET, the resistor Rcs and back to the bulk capacitor, is a high frequency and high current loop. This path should be kept as small as possible to decrease noise coupling and kept away from other low voltage traces, such as control paths.
- ◆The path B, starting from the auxiliary winding, through the resistor, the diode, and VDD capacitor to the VDD pin, is also recommended to be as short as possible. Besides, the VDD capacitor should placed as close to the VDD pin as possible.
- ♦The path C, from the RCD snubber circuit to the MOSFET should also be kept short as it is also a loop with high frequency.
- ♦The path D, starting from the second winding, through the rectifier diode, the rectifier capacitor, back to second winding, is also recommended to be as short as possible. In addition, the copper areas at the anode and cathode of the diode must be large enough to ease sinking heat from the diode.
- ♦The path E which is from the GATE pin, through the MOSFET, the current sense resistor and back to the MX3863S ground should be kept as small as possible.
- ♦The ground traces of the bulk capacitor Cg, the current sense resistor Rg, the VDD capacitor CEg, the auxiliary winding Nag, and the power circuit Ug, should be separated to reduce noise, output ripple and EMI emission. The ground traces of the auxiliary winding Na and the MX3863S are connected together at the VDD capacitor ground. Then the connected ground trace goes through the VDD capacitor, the

current sense ground, and to the bulk capacitor ground in turn. The area of the bulk capacitor ground trace should be large enough.

♦The bypass capacitor should be placed as closed to the power circuit as possible.





Figure8 PCB layout guide



# **Package information**



SYMBOL	MILLIMETERS			INCHES			
SIMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
A	0.39	-	0.48	0.0154	-	0.0189	
A1	0.21	-	0.28	0.008	1	0.011	
A2	0.50	1	0.80	0.020	1	0.031	
A3		1.05BSC		0.041BSC			
В	1.27BSC				0.050BSC		
С	4.70	4.90	5.10	0.185	0.193	0.201	
D	5.80	6.00	6.20	0.228	0.236	0.244	
D1	3.70	3.90	4.10	0.146	0.154	0.161	
E		1	1.75	-	ı	0.069	
E1	1.30	1.40	1.50	0.051	0.055	0.059	
E2	0.60	0.65	0.70	0.024	0.026	0.028	
ЕЗ	0.10	-	0.225	0.004	i	0.009	
θ	0	-	8°	0	-	8°	

SOP8 for MX3863S



## **Restrictions on Product Use**

- MAXIN micro is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing MAXIN products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such MAXIN products could cause loss of human life, bodily injury or damage to property.
- ♦ In developing your designs, please ensure that MAXIN products are used within specified operating ranges as set forth in the most recent MAXIN products specifications.
- ◆ The information contained herein is subject to change without notice.